Phase-Change Memory in Neural Network Layers with Measurements-based Device Models

The search for energy efficient circuital implementations of neural networks has led to the exploration of phase-change memory (PCM) devices as their synaptic element, with the advantage of compact size and compatibility with CMOS fabrication technologies. In this work, we describe a methodology that, starting from measurements performed on a set of real PCM devices, enables the training of a neural network. The core of the procedure is the creation of a computational model, sufficiently general to include the effect of unwanted non-idealities, such as the voltage dependence of the conductances and the presence of surrounding circuitry. Results show that, depending on the task at hand, a different level of accuracy is required in the PCM model applied at train-time to match the performance of a traditional, reference network. Moreover, the trained networks are robust to the perturbation of the weight values, up to 10% standard deviation, with performance losses within 3.5% for the accuracy in the classification task being considered and an increase of the regression RMS error by 0.014 in a second task. The considered perturbation is compatible with the performance of state-of-the-art PCM programming techniques

Dual-mode wake-up nodes for IoT monitoring applications: Measurements and algorithms

Internet of Things (IoTs)-based monitoring applications usually involve large-scale deployments of battery-enabled sensor nodes providing measurements at regular intervals. In order to guarantee the service continuity over time, the energy-efficiency of the networked system should be maximized. In this paper, we address such issue via a combination of novel hardware/software solutions including new classes of Wake-up radio IoT Nodes (WuNs) and novel data- and hardware-driven network management algorithms. Three main contributions are provided. First, we present the design and prototype implementation of WuN nodes able to support two different energy-saving modes; such modes can be configured via software, and hence dynamically tuned. Second, we show by experimental measurements that the optimal policy strictly depends on the application requirements. Third, we move from the node design to the network design, and we devise proper orchestration algorithms which select both the optimal set of WuN to wake-up and the proper energy-saving mode for each WuN, so that the application lifetime is maximized, while the redundancy of correlated measurements is minimized. The proposed solutions are extensively evaluated via OMNeT++ simulations under different IoT scenarios and requirements of the monitoring applications

Combined HW/SW Drift and Variability Mitigation for PCM-based Analog In-memory Computing for Neural Network Applications

Matrix-Vector Multiplications (MVMs) represent a heavy workload for both training and inference in Deep Neural Networks (DNNs) applications. Analog In-memory Computing (AIMC) systems based on Phase Change Memory (PCM) has been shown to be a valid competitor to enhance the energy efficiency of DNN accelerators. Although DNNs are quite resilient to computation inaccuracies, PCM non-idealities could strongly affect MVM operations precision, and thus the accuracy of DNNs. In this paper, a combined hardware and software solution to mitigate the impact of PCM non-idealities is presented. The drift of PCM cells conductance is compensated at the circuit level through the introduction of a conductance ratio at the core of the MVM computation. A model of the behaviour of PCM cells is employed to develop a device-aware training for DNNs and the accuracy is estimated in a CIFAR-10 classification task. This work is supported by a PCM-based AIMC prototype, designed in a 90-nm STMicroelectronics technology, and conceived to perform Multiply-and-Accumulate (MAC) computations, which are the kernel of MVMs. Results show that the MAC computation accuracy is around 95% even under the effect of cells drift. The use of a device-aware DNN training makes the networks less sensitive to weight variability, with a 15% increase in classification accuracy over a conventionally-trained Lenet-5 DNN, and a 36% gain when drift compensation is applied

Decoding Algorithms and HW Strategies to Mitigate Uncertainties in a PCM-Based Analog Encoder for Compressed Sensing

Analog In-Memory computing (AIMC) is a novel paradigm looking for solutions to prevent the unnecessary transfer of data by distributing computation within memory elements. One such operation is matrix-vector multiplication (MVM), a workhorse of many fields ranging from linear regression to Deep Learning. The same concept can be readily applied to the encoding stage in Compressed Sensing (CS) systems, where an MVM operation maps input signals into compressed measurements. With a focus on an encoder built on top of a Phase-Change Memory (PCM) AIMC platform, the effects of device non-idealities, namely programming spread and drift over time, are observed in terms of the reconstruction quality obtained for synthetic signals, sparse in the Discrete Cosine Transform (DCT) domain. PCM devices are simulated using statistical models summarizing the properties experimentally observed in an AIMC prototype, designed in a 90 nm STMicroelectronics technology. Different families of decoders are tested, and tradeoffs in terms of encoding energy are analyzed. Furthermore, the benefits of a hardware drift compensation strategy are also observed, highlighting its necessity to prevent the need for a complete reprogramming of the entire analog array. The results show >30 dB average reconstruction quality for mid-range conductances and a suitably selected decoder right after programming. Additionally, the hardware drift compensation strategy enables robust performance even when different drift conditions are tested

Paleochannel and beach-bar palimpsest topography as initial substrate for coralligenous buildups offshore Venice, Italy

We provide a model for the genesis of Holocene coralligenous buildups occurring in the northwestern Adriatic Sea offshore Venice at 17-24 m depth. High-resolution geophysical surveys and underwater SCUBA diving reconnaissance revealed meandering shaped morphologies underneath bio-concretionned rocky buildups. These morphologies are inferred to have been inherited from Pleistocene fluvial systems reactivated as tidal channels during the post-Last Glacial Maximum transgression, when the study area was a lagoon protected by a sandy barrier. The lithification of the sandy fossil channel-levee systems is estimated to have occurred at ca. 7 cal. ka BP, likely due to the interaction between marine and less saline fluids related to onshore freshwater discharge at sea through a sealed water-table. The carbonate-cemented sandy layers served as nucleus for subsequent coralligenous buildups growth.Contiene material complementario: consultar en https://www.nature.com/articles/s41598-017-01483-z#Sec5Centro de Investigaciones Geológica

Paleochannel and beach-bar palimpsest topography as initial substrate for coralligenous buildups offshore Venice, Italy

We provide a model for the genesis of Holocene coralligenous buildups occurring in the northwestern Adriatic Sea offshore Venice at 17-24 m depth. High-resolution geophysical surveys and underwater SCUBA diving reconnaissance revealed meandering shaped morphologies underneath bio-concretionned rocky buildups. These morphologies are inferred to have been inherited from Pleistocene fluvial systems reactivated as tidal channels during the post-Last Glacial Maximum transgression, when the study area was a lagoon protected by a sandy barrier. The lithification of the sandy fossil channel-levee systems is estimated to have occurred at ca. 7 cal. ka BP, likely due to the interaction between marine and less saline fluids related to onshore freshwater discharge at sea through a sealed water-table. The carbonate-cemented sandy layers served as nucleus for subsequent coralligenous buildups growth.Contiene material complementario: consultar en https://www.nature.com/articles/s41598-017-01483-z#Sec5Centro de Investigaciones Geológica